



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/756,903	01/14/2004	Sung H. Kuo	200313807-1	3079

22879 7590 11/30/2005

HEWLETT PACKARD COMPANY
P O BOX 272400, 3404 E. HARMONY ROAD
INTELLECTUAL PROPERTY ADMINISTRATION
FORT COLLINS, CO 80527-2400

EXAMINER

PHAN, RAYMOND NGAN

ART UNIT PAPER NUMBER

2111

DATE MAILED: 11/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/756,903	Applicant(s) KUO ET AL.	
	Examiner Raymond Phan	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 January 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-24 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>01142004</u> . | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2111

Part III DETAILED ACTION

Notice to Applicant(s)

1. This application has been examined. Claims 1-24 are pending.
2. The Group and/or Art Unit location of your application in the PTO has changed. To aid in correlating any papers for this application, all further correspondence regarding this application should be directed to Group Art Unit 2111.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in-

(1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or

(2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

5. Claims 1-24 are rejected under 35 U.S.C. § 102(e) as being anticipated by Peil et al. (US Pub No 2005/0102463).

In regard to claims 1, 15, 18, Peil et al. disclose a system, comprising: a bridge; a logic device 24 (see figure 1); and a plurality of slots coupled to the bridge via a bus segment and to the logic device (see figure 1, paras 20

and 22), each slot being capable of receiving an add-in card (see figure 1, para 20); wherein the logic device determines whether a card is installed in any of the slots (see paras 30-31) and, if a card is installed in a slot, the logic device determines in which slot the card is installed (see para 34) and causes the bridge to configure the bus segment based on location of cards, if any, in the slots (see paras 34-35).

In regard to claim 2, Peil et al. disclose wherein the logic device comprises a programmable logic device (i.e. PLA) (see para 29).

In regard to claim 3, Peil et al. disclose wherein the logic device receives presence signals (i.e. PRSNT) associated with each slot, the presence signals for a particular slot encode whether or not a card is present in that particular slot (see paras 33-34).

In regard to claims 4, 14, Peil et al. disclose wherein each add-in card comports with any of a plurality of card types (i.e. PCI cards or PCI-X card) (see para 33) and the bridge configures the bus segment based on card type as well as location of cards (see paras 33-34).

In regard to claims 5, 19, Peil et al. disclose wherein the bridge configures the bus segment by selecting one of a plurality of selectable clock frequencies (i.e. bus speed) for the bus segment (see paras 32-33).

In regard to claims 6, 16, Peil et al. disclose wherein the bridge configures the bus segment by selecting a higher clock frequency if a card is installed in a predetermined slot and no other cards are installed in other slots (see paras 34-35) or by selecting a lower clock frequency if a plurality of cards are installed in the slots or only a single card is installed in a slot other than the predetermined slot (see paras 34-35).

In regard to claims 7, 17, 20, Peil et al. disclose wherein the bridge also configures the bus segment by causing one of a plurality of selectable voltage levels to be applied to the bus segment (see para 38).

In regard to claims 8, 24, Peil et al. disclose wherein the bridge configures the bus segment by causing one of a plurality of selectable voltage levels to be applied to the bus segment (see para 38).

In regard to claim 9, Peil et al. disclose wherein the bus segment is a PCI-X bus segment (see para 33).

In regard to claims 10, 12, Peil et al. disclose a logic device that contains a plurality of gates (22a, 22b) (see figure 1) configured to receive presence signals (i.e. PRSNT) from a plurality of slots into which add-in cards may be installed (see figure 2, para 34), the presence signals indicating whether a card is installed in a particular slot (see para 34), the logic device's gates are further configured to cause a bridge device to configure a clock frequency of a bus segment based on slot location for the installed cards (see para 35).

In regard to claim 11, Peil et al. disclose wherein the slots comprise a middle agent slot (20b) and an end-agent slot (20d) (see figure 1), the middle agent slot being electrically disposed between the bridge 14 and the end agent slot 20d (see figure 1), and the gates of the logic device are further configured to individually determine whether add-in cards are installed in the end agent slot and the middle agent slot (see paras 33-35).

In regard to claim 13, Peil et al. disclose wherein the bridge device is configured to couple to a logic device (see figure 1), and wherein the bridge device receives a signal from the logic device that causes the bridge device

to configure the bus segment at speed that is lower than a rated speed of said card (see paras 33-34).

In regard to claim 21, Peil et al. disclose a method usable in conjunction with configuring a bus segment, the method comprising: determining whether a card is located in a first of two slots coupled to the bus segment (see para 33-34); and if a card is installed in the first slot, preventing the bus segment from operating at a maximum speed permitted by the bus segment (see para 32-33).

In regard to claim 22, Peil et al. disclose further comprising configuring the bus segment to operate at its maximum speed only if the second of the two slots has a card located therein (see paras 34-35).

In regard to claim 23, Peil et al. disclose wherein the bus segment is configured to operate at the maximum speed only if the card located in the second slot also is operational at the maximum speed (see paras 32-35).

Conclusion

6. All claims are rejected.

7. The prior arts made of record and not relied upon are considered pertinent to applicant's disclosure.

Abbondanzio et al. (US No. 6,883,125) disclose a logging insertion/removal of server blades in a data processing.

Holm et al. (US No. 6,820,164) disclose a PCI bus detection in logically partitioned computer system involving authorizing guest operating system to conduct configuration I/O operation with functions of PCI devices.

Olson (US No. 6,438,625) discloses a system and method for automatically identifying slots in a backplane.

Art Unit: 2111

McAfee et al. (US Pub No. 2004/0148542) disclose a method and apparatus for recovering from a failed I/O controller in an information handling system.

McKenna et al. (US Pub No. 20010018721) disclose an upgrade card for a computer system.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Raymond Phan, whose telephone number is (571) 272-3630. The examiner can normally be reached on Monday-Friday from 6:30AM- 4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's Primary, Paul Myers can be reached on (571) 272-3639 or via e-mail addressed to paul.myers@uspto.gov. The fax phone number for this Group is (571) 273-8300.

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [raymond.phan@uspto.gov].


All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see [hop://pair-direct.uspto.gov](http://pair-direct.uspto.gov). Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 central telephone number is (571) 272-2100.

RP

Raymond Phan
November 10, 2005


REHANA PERVEEN
SUPERVISORY PATENT EXAMINER
11/22/05